

No. 60/136,115 filed May 26, 1999 (B600:34678), the subject matter of which is incorporated in this application in its entirety by reference. Once an improved Q is achieved it is desirable to maintain it over the range of temperatures encountered in circuit operation with temperature compensation circuitry 3206.

On page 105, replace the paragraph starting on line 5 with the following:

A more detailed description of the VCO tuning scheme is provided in U.S. Patent Application No. [] 09/580,014, filed [] May 26, 2000. (B600:36226) entitled "System and Method for Narrow Band PLL Tuning" by Ralph Duncan and Tom W. Kwan; based on U.S. Provisional Application No. 60/136,116 filed May 26, 1999 (B600:34677), the subject matter which is incorporated in its entirety by reference. Once the fine, or narrow band PLL has been tuned such that it has been locked its frequency may be used in conjunction with the frequency generated by the coarse PLL to provide channel tuning as previously described for the coarse/fine PLL tuning of FIGS. 21 and 22.

On page 144, please replace the paragraph starting on line 12, with the following:

The details of ESD protection are disclosed in more detail in U.S. Patent Application No. 09/483,551 filed January 14, 2000 entitled "System and Method for ESD Protection" by Agnes N. Woo, Kenneth R. Kindsfater and Fang Lu based on U.S. Provisional Application No 60/116,003 filed January 15, 1999; U.S. Provisional Application No. 60/117,322 filed January 26, 1999; and U.S. Provisional Application No. 60/122,754 filed February 25, 1999; the subject matters of which are incorporated in this application in their entirety by reference.

In the Claims:

Please cancel claims 8-9, 13, and 16.

Please replace the claims 1, 5-7, 10-12, and 14-15 with the following claims: